Method for fabricating transistor with thinned channel

ABSTRACT

A method of fabricating a MOS transistor having a thinned channel region is described. The channel region is etched following removal of a dummy gate. The source and drain regions have relatively low resistance with the process.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a Continuation of, and claims priority to U.S. patent application Ser. No. 15/069,726, filed on 14 Mar. 2016, titled “METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL”, which is a Continuation of, and claims priority to U.S. patent application Ser. No. 12/949,696, filed on 18 Nov. 2010, now U.S. Pat. No. 9,337,307, issued on 10 May 2016, titled “METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL”, which is a Division of, and claims priority to U.S. patent application Ser. No. 11/154,138, filed on 15 Jun. 2005, now U.S. Pat. No. 7,858,481, issued on 28 Dec. 2010, titled “METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL”, and which are incorporated by reference in entirety.

BACKGROUND OF THE INVENTION 1) Field of the Invention

The invention relates to the field of semiconductor processing for transistors having thin channel regions.

2) Description of Related Art

The trend in the fabrication of complementary metal-oxide-semiconductor (CMOS) transistors is to have small channel regions. Examples of a transistor having a reduced body which includes the channel region along with a tri-gate structure are shown in U.S. 2004/0036127. Other small channel transistors are delta-doped transistors formed in lightly doped or undoped epitaxial layers grown on a heavily doped substrate. See, for instance, “Metal Gate Transistor with Epitaxial Source and Drain Regions,” application Ser. No. 10/955,669, filed Sep. 29, 2004, assigned to the assignee of the present application.

One problem with some of these devices is the generally high external resistance that comes about from the thinning of the source and drain regions, sometimes at the edges of the gates. Other devices have similar problems that result in higher external resistance, such as limited available cross-sectional area for source and drain regions. These problems are discussed in conjunction with FIGS. 1A and 1B.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a plane view of a prior art transistor taken with a scanning electron microscope.

FIG. 1B is a cross-sectional, elevation view of a depletion mode transistor fabricated on a heavily doped substrate. This figure was taken from the patent application cited in the Prior Art and Related Art section of this application.

FIG. 2 is a cross-sectional, elevation view of a silicon-on-insulator (SOI) substrate.

FIG. 3 is a perspective view of the structure of FIG. 2, after the formation of a silicon body, sometimes referred to as a fin.

FIG. 4 illustrates the structure of FIG. 3, after a dummy gate is fabricated and during a first ion implantation process.

FIG. 5 illustrates the structure of FIG. 4, after spacers are fabricated and during a second ion implantation step.

FIG. 6 illustrates the structure of FIG. 5, after forming a dielectric layer.

FIG. 7 illustrates the structure of FIG. 6, after removal of the dummy gate.

FIG. 8 is a cross-sectional, elevation view of the structure of FIG. 7 taken through section line 8-8 of FIG. 7.

FIG. 9 illustrates the structure of FIG. 8, after an etching step which thins the channel region.

FIG. 10 illustrates the structure of FIG. 9, after forming a high-k gate insulating layer and a metal gate layer.

FIG. 11 illustrates the structure of FIG. 10 after planarization.

FIG. 12, which illustrates alternate processing, is a cross-sectional, elevation view, at a point in the processing similar to FIG. 8. In this alternate processing, a hard mask, used to define the silicon body, remains atop the channel region.

FIG. 13 illustrates the structure of FIG. 12, as viewed through the section lines 13-13 of FIG. 12.

FIG. 14 illustrates the structure of FIG. 13, after etching which reduced the width of the body in the channel region.

FIG. 15 is a cross-sectional, elevation view of a SOI substrate.

FIG. 16 illustrates the structure of FIG. 15, after etching of the silicon layer.

FIG. 17 illustrates the structure of FIG. 16, with epitaxially grown source and drain regions.

FIG. 18 illustrates the structure of FIG. 17, after a dielectric layer is formed around the structure and a gate region is exposed.

FIG. 19 illustrates the structure of FIG. 18, after additional etching.

FIG. 20 illustrates the structure of FIG. 19, after etching, which thins the channel region.

FIG. 21 illustrates the structure of FIG. 20, after forming an insulating, high-k layer, and a metal gate layer.

FIG. 22 illustrates the structure of FIG. 21, after planarization.

FIG. 23 is a block diagram, incorporating the above-illustrated thinned channel transistors in a system.

DETAILED DESCRIPTION

A process for fabricating CMOS field-effect transistors and the resultant transistors are described. In the following description, numerous specific details are set forth, such as specific dimensions and chemical regimes, in order to provide a thorough understanding of the present invention. It will be apparent to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known processing steps, such as cleaning steps, are not described in detail, in order to not unnecessarily obscure the present invention.

A problem associated with small body devices is illustrated in FIG. 1A. A tri-gate structure 10 is shown traversing a silicon body at the channel region 14 of a transistor. The semiconductor body or fin has been thinned at the gate edges 11. This thinning is the result of processing used for defining the body, forming spacers, and cleaning of oxides. This processing can so reduce the body such that it may no longer have sufficient silicon seed to support the growth of an epitaxial layer. Often, as much as 20-50% of the body at the edge of the gate can be lost during such processing. In addition to yield loss, this results in higher source/drain resistance and the consequential reduction in transistor performance.

A similar problem is shown in FIG. 1B, where the n type or intrinsic channel region 15 is formed between the relatively thin regions 16 of the source and drain extension regions of a depletion mode planar transistor. Thus, the problem of thinning at the gate edges is not limited to tri-gate structures, or for that matter, SOI substrates, but can also occur in a bulk silicon layer or a delta-doped transistor, as shown in FIG. 1B. In the structure of FIG. 1B, an epitaxial layer is grown on a heavily doped substrate 14. An etchant discriminates between the epitaxially grown layer and the substrate 14, allowing the channel region 15 to be defined. The source and drain regions 17 are grown following the etching of the region 15. The structure is described in the application referenced in the Prior Art and Related Art section of this application.

In a first embodiment, transistors are fabricated on an oxide layer 20 which is disposed on a silicon substrate 21 shown in FIG. 2. The transistor bodies are fabricated from a monocrystalline, silicon layer 24 disposed on the oxide layer 20. This SOI substrate is well-known in the semiconductor industry. By way of example, the SOI substrate is fabricated by bonding the oxide layer 20 and silicon layer 24 onto the substrate 21, and then planarizing the layer 24 so that it is relatively thin. Other techniques are known for forming an SOI substrate including, for instance, the implantation of oxygen into the silicon substrate to form a buried oxide layer. Other semiconductor materials, other than silicon, may also be used such as gallium arsenide.

The layer 24 may be selectively ion implanted with a p type dopant in regions where n channel transistors are to be fabricated, and with a n type dopant in those regions where p channel devices are to be fabricated. This is used to provide the relatively light doping typically found in the channel regions of MOS devices fabricated in a CMOS integrated circuit.

In the description below, for the first embodiment, the fabrication of a single n channel transistor is described. As will be appreciated in the typical integrated circuit, both n and p channel devices are fabricated. Also, in the processing for the first embodiment, a protective oxide (not shown) is disposed on the silicon layer 24 followed by the deposition of a silicon nitride layer. The nitride layer acts as a hard mask to define silicon bodies such as the silicon body 25 of FIG. 3.

Assume for a particular process that the silicon body, in the channel region of a field-effect transistor, should ideally have a height of 20 nm and a width of 20 nm. Using the prior art processing associated with the transistor of FIG. 1, the thickness of the silicon layer from which the body is etched would also have a thickness of 20 nm. As will be seen for the embodiment of FIGS. 2-11, the layer 24 may initially be thicker than 20 nm, and will subsequently be thinned in the channel region. This thinning only occurs in the channel region, leaving the source and drain regions thicker, thereby reducing the external resistance. This will become more apparent in the description below.

A polysilicon layer is formed over the structure of FIG. 3 and etched to define a dummy gate 30 which extends over the body 25 as seen in FIG. 4. (A dummy gate oxide which subsequently acts as an etch stop is not shown.) The region of the body 25 below the dummy gate 30, as will be seen, is the channel region for this replacement gate process. Once the dummy gate 30 has been defined, phosphorous or arsenic may be implanted into the body 25 in alignment with the dummy gate, as illustrated by the ion implantation 26. This ion implantation defines the tip or extension source and drain regions frequently used in CMOS transistors.

Next, a layer of silicon nitride is conformally deposited over the structure of FIG. 4, and is used to fabricate the spacers 38 shown in FIG. 5. Ordinary, well-known, anisotropic etching may be used to fabricate the spacers. In one embodiment, a carbon-doped nitride, doped with 5-13% carbon concentration is used for the spacers. As will be discussed later, prior to the formation of the nitride layer, an oxide layer present on the body 25 is removed. This cleaning process is one of the processes that typically reduces the thickness of the body at the edges of the gate. After the spacer formation, the main part of the source and drain regions are formed through ion implantation 35 shown in FIG. 5. For the n channel device, arsenic or phosphorous is used with an implant dose of up to 1×10¹⁹-1×10²⁰ atoms/cm³.

A dielectric layer 40 is now conformally deposited over the structure of FIG. 5, as shown in FIG. 6. This may comprise a silicon dioxide layer which will become an interlayer dielectric (ILD) in an integrated circuit. A low-k dielectric or a sacrificial dielectric layer may be used. In any event, the layer 40 typically has the mechanical strength to withstand a planarization process such as chemical mechanical polishing (CMP).

After the deposition and planarization of the dielectric layer 40, a wet etch is used to remove the dummy polysilicon gate 30, leaving the opening 45, as shown in FIG. 7. (The dummy gate oxide (not shown) is also removed.) The cross-sectional view of FIG. 8 taken through section line 8-8 of FIG. 7, better shows the opening 45. Also better shown in FIG. 8, is that the spacers 38 are recessed at 47 into the body 25. As mentioned earlier, after the source and drain tip implant and before the spacer material is deposited, an oxide layer is removed from the body 25. This results in the loss of some of the body material and, in part, accounts for the thinning occurring in the prior art structure shown at 11 of FIG. 1A. The removal of this oxide is important in some processes, as will be discussed later.

Following the removal of the dummy gate, any oxide over the body 25 within the opening 45 is removed in an ordinary cleaning step. Then, the structure of FIG. 8 is placed in a selective silicon bath such as NH₄OH which reduces the size of the body within the opening 45. This etching reduces both the height of the body as seen at 50 of FIG. 9, as well as the width of the body. This allows the channel region of the body 25 to be thinned to a target height and thickness. Again, assume that the target height and thickness of the body 25 in the channel region is 20×20 nm. A thicker and wider body 25 may be initially formed since it is thinned in this etching step. Importantly, this etching step does not thin the body 25 outside of the channel region. Consequently, if the body 25 is initially thicker and wider, the source and drain regions remain thicker or wider after the channel region has been thinned. Thus, by starting with a thicker and wider body, there is more silicon left after the cleaning process, and the severe thinning shown at 11 of FIG. 1A is avoided.

Next, a gate dielectric 60 is formed on exposed surfaces which includes the sides and top of the body 25 lying within the opening 45. The layer 60 also deposits on the interior sidewalls of the spacers 38 and on the upper surface of the dielectric layer 40. The gate dielectric, in one embodiment, has a high dielectric constant (k), such as a metal oxide dielectric, for instance, HfO₂ or ZrO₂ or other high k dielectrics, such as PZT or BST. The gate dielectric may be formed by any well-known technique such as atomic layer deposition (ALD) or chemical vapor deposition (CVD). Alternately, the gate dielectric may be a grown dielectric. For instance, the gate dielectric 60, may be a silicon dioxide film grown with a wet or dry oxidation process to a thickness between 5-50 Å.

Following this, also as seen in FIG. 10, a gate electrode (metal) layer 61 is formed over the gate dielectric layer 60. The gate electrode layer 61 may be formed by blanket deposition of a suitable gate electrode material. In one embodiment, a gate electrode material comprises a metal film such as tungsten, tantalum, titanium and/or nitrides and alloys thereof. For the n channel transistors, a work function in the range of 3.9 to 4.6 eV may be used. For the p channel transistors, a work function of 4.6 to 5.2 eV may be used. Accordingly, for substrates with both n channel and p channel transistors, two separate metal deposition processes may need to be used.

The metal layer 61 is planarized using, for example CMP, and the planarization continues until at least the upper surface of the dielectric layer 40 is exposed, as shown in FIG. 11.

Standard processing is now used to complete the transistor of FIG. 11.

Alternate processing is next described in conjunction with FIGS. 12-14. The numbering used in FIG. 12 includes a “0” after the numbers used in FIGS. 2-11 for corresponding layers and members. For instance, the spacers 38 of FIG. 11 are shown as spacers 380 in FIG. 12. In FIG. 12, a substrate 210, insulator 200 and body 250 are seen along with the source and drain regions.

The processing leading up to FIG. 12 is the same as the processing as in the prior embodiment, with one exception. This difference is that the hard mask defining the bodies or fins, such as body 250, is not immediately removed after defining the bodies. Rather, the polysilicon dummy gate structure is formed over the hard mask. Then, where the body is not protected by the polysilicon dummy gate, the hard mask is removed. Consequently, the hard mask 260 remains over the channel region, and after the spacers are formed and dummy gate removed, the hard mask 260 is exposed in opening 450 of FIG. 12.

The structure of FIG. 12 is again illustrated in FIG. 13 from the view taken through the lines 13-13 of FIG. 12. In this view, the silicon body 250 and mask 260 are shown with the spacer 380 in the background. The dimension 280 of FIG. 13 is the width of the body 250 in the channel region.

Wet etching is now used to etch the silicon body 250 with, for example, NH₄OH. This thins the width of the silicon body without changing its height, as shown in FIG. 14. Note, in FIG. 14 the remaining body 250 is narrower than its original dimension 280, while its height has not changed. For some semiconductor processes, better control may be obtained when only the width of the silicon body is etched. Thus, only the width of the body in the channel region is reduced to a predetermined target dimension, without reducing the height or width of the source and drain regions as this occurs.

After this etching step, the hard mask 260 is removed, then the high k dielectric and metal gates are formed, as was the case in the previous embodiment.

As mentioned earlier, the silicon dioxide layer, which typically is present on the silicon body, is removed before the deposition of the spacer material. This was discussed in conjunction with the recess 47 of FIG. 8. This is done because an undesirable reaction may occur between the oxide layer and the high k dielectric, if a high temperature anneal is used to activate the doping in the source and drain regions after the replacement gate is formed. At least the sides of the oxide layer, if not removed, may contact the high k dielectric and cause this problem. This is not a problem, however, if the annealing of the source and drain regions occurs before the high k dielectric is formed.

The thinning of the channel region described above can also be used on a planar, bulk transistor or a transistor formed in a delta-doped substrate. FIGS. 15-21 below describe the formation of a depletion mode transistor with raised source and drain regions, where controlled thinning of the channel region occurs.

FIG. 15 illustrates an SOI substrate having a base 100, oxide layer 102 and a monocrystalline silicon layer 103. For the depletion mode transistor, the layer 103, or at least the region where the depletion mode transistor is fabricated, is lightly doped with an n type dopant or is intrinsic silicon, or other semiconductor material. A gate structure is fabricated on a dummy gate oxide layer 110. This structure comprises a polysilicon dummy gate 104 and spacers 105.

Following this, as shown in FIG. 16, the semiconductor layer 103 is etched isotropically in alignment with the gate structure. This etching undercuts the gate structure as illustrated at undercut 114. The remaining silicon from layer 103, is the channel region 119, seen in FIG. 16.

Raised source and drain regions are then epitaxially grown to establish a shallow, highly doped source/drain tip (extension) that laterally extends the distance under the gate edge to the channel region 119. Separate processing is used for the p-channel and n-channel transistors with each of the source and drain regions being grown in different processing, both with in-situ doping. This results in the source and drain regions being highly doped, in one case with a p-type dopant, and in the other case with an n-type dopant.

In forming a PMOS transistor, the source and drain regions are raised as illustrated. They may be formed by selectively depositing epitaxial boron (B) doped silicon or SiGe with germanium concentrations up to 30%, as an example. Under the processing conditions of 100 sccm of dichlorosilane (DCS), 20 slm H₂, 750-800° C., 20 Torr, 150-200 sccm HCl, a diborane (B₂H₆) flow of 150-200 sccm and a GeH₄ flow of 150-200 sccm, a highly doped SiGe film with a deposition rate of 20 nm/min, B concentration of 1E20 cm⁻³ and a germanium concentration of 20% is achieved. A low resistivity of 0.7-0.9 mOhm-cm resulting from the high B concentration in the film provides the benefit of high conductivity in the tip source/drain regions and thereby reduced R_(external). SiGe in the source/drain regions exerts compressive strain on the channel, which in turn results in enhanced mobility and improved transistor performance.

For an NMOS transistor, the source/drain regions are formed, for instance, using in-situ phosphorous doped silicon deposited selectively under processing conditions of 100 sccm of DCS, 25-50 sccm HCl, 200-300 sccm of 1% PH₃ with a carrier H₂ gas flow of 20 slm at 750° C. and 20 Torr. A phosphorous concentration of 2E20 cm⁻³ with a resistivity of 0.4-0.6 mOhm-cm is achieved in the deposited film.

The resultant structure is shown in FIG. 17. Ion implantation of boron may be used to more heavily dope the source and drain region beyond the edges of the gate structure shown in FIG. 17.

A dielectric layer 130 is now formed over the structure of FIG. 17. This corresponds to the dielectric layers 40 and 400 in the prior embodiments. Again, this layer may be an ILD layer or a sacrificial layer. An etchant is used to etch away the dummy gate, providing an opening 140 seen in FIG. 18. This exposes the underlying oxide layer 110. The oxide layer 110 is removed with an ordinary etchant as shown in FIG. 19, thereby exposing the channel region 119.

Now, the channel region can be etched to reduce its cross section as shown in FIG. 20. A tetramethylammonium hydroxide (TMAH) or ammonium hydroxide solution with an appropriate pH value is used to selectively etch the exposed n type or intrinsic silicon channel region 119 without affecting the p+ source and drain regions. This etchant is highly selective, and thus leaves in place the tips 150 of the source and drain regions 120 while the thinning of the channel region 119 occurs. The boron-doped silicon has a sufficiently different lattice energy than the phosphorous- or arsenic-doped silicon, thereby allowing this selective etching to occur. In one process, this etching is done at a megasonic energy level of between 600 and 1100 kHz. The tips 150 shown in FIG. 20, thus remain even though the channel region falls below the raised source and drain regions.

A high k dielectric gate layer 122 may next be conformally deposited using, for instance, ALD. Following this, metal gate layer 124 is formed. The appropriate work function for the layer 124 is used as discussed above for the layer 61.

The structure of FIG. 21 is planarized with, for instance, CMP to provide the structure of FIG. 22. In the finished device, the final recessed channel 119 thus has raised, source/drain extension regions. This allows the current from the channel inversion layer to spread upward into these extension regions as shown by the lines 125. In contrast in examining FIG. 1B at 16, the current can only spread outward and downward, thereby resulting in higher series resistance.

The transistor fabricated as described above may be incorporated into an integrated circuit, central processing unit, which in turn is part of a computing device or system. FIG. 23 illustrates such a system 600 in accordance with one embodiment. As illustrated, for the embodiment, system 600 includes computing device 602 for processing data. Computing device 602 may include a motherboard 604. Motherboard 604 may include in particular a processor 606, and a networking interface 608 coupled to a bus 610. More specifically, processor 606 may comprise the transistors of FIG. 11 or 22, as examples, of the above-described transistor.

Depending on the applications, system 600 may include other components, including but are not limited to, volatile and non-volatile memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, mass storage (such as hard disk, compact disk (CD), digital versatile disk (DVD) and so forth), and so forth.

In various embodiments, system 600 may be a personal digital assistant (PDA), a mobile phone, a tablet computing device, a laptop computing device, a desktop computing device, a set-top box, an entertainment control unit, a digital camera, a digital video recorder, a CD player, a DVD player, or other digital device of the like.

Thus, improved processing has been described that allows a channel region to be controllably thinned, and that permits the source/drain regions to have less resistance. 

1. (canceled)
 2. An apparatus comprising: a substrate comprising Si; a fin comprising Si formed on the substrate; a gate electrode formed of a work function metal comprising: W, Ta, Ti, and N; a first spacer; a second spacer, wherein the first and second spacers comprise N; a gate dielectric between: the gate electrode and the fin, the gate electrode and the first spacer, and the gate electrode and the second spacer, wherein the gate dielectric comprises Hf and O, a source; and a drain; wherein: a portion of the fin under the gate electrode has a first width, a portion of the fin outside the gate electrode and closer to the drain or source regions has a second width, and the second width is greater than the first width.
 3. The apparatus of claim 2, wherein the source and drain comprise As or Ph.
 4. The apparatus of claim 2, wherein the gate electrode has a work function in a range of 3.9 eV to 4.6 eV, and wherein the gate electrode is of an n-type device.
 5. The apparatus of claim 2, wherein the gate electrode has a work function in a range of 4.6 eV to 5.2 eV, and wherein the gate electrode is of a p-type device.
 6. The apparatus of claim 2, wherein the substrate is a delta-doped substrate.
 7. The apparatus of claim 2, wherein the gate dielectric is a dual layer gate dielectric having a first structure and a second structure, wherein the first structure comprises Si and O, and wherein the second structure comprises Hf and O.
 8. A method comprising: forming a substrate comprising Si; forming a fin comprising Si formed on the substrate; forming a gate electrode formed of a work function metal comprising: W, Ta, Ti, and N; forming a first spacer; forming a second spacer, wherein the first and second spacers comprise N; forming a gate dielectric between: the gate electrode and the fin, the gate electrode and the first spacer, and the gate electrode and the second spacer, wherein the gate dielectric comprises Hf and O; forming a source; and forming a drain; wherein: a portion of the fin under the gate electrode has a first width, a portion of the fin outside the gate electrode and closer to the drain or source regions has a second width, and the second width is greater than the first width.
 9. The method of claim 8, wherein the source and drain comprise As or Ph.
 10. The method of claim 8, wherein the gate electrode has a work function in a range of 3.9 eV to 4.6 eV, and wherein the gate electrode is of an n-type device.
 11. The method of claim 8, wherein the gate electrode has a work function in a range of 4.6 eV to 5.2 eV, and wherein the gate electrode is of a p-type device.
 12. The method of claim 8, wherein forming the substrate comprises forming a delta-doped substrate.
 13. The method of claim 8, wherein forming the gate dielectric comprises forming a dual layer gate dielectric having a first structure and a second structure, wherein the first layer comprises Si and O, and wherein the second layer comprises Hf and O.
 14. An apparatus comprising: a substrate comprising Si; a fin comprising Si formed on the substrate; a gate electrode comprising: W, Ta, Ti, and N; a first spacer; a second spacer, wherein the first and second spacers comprise N; a gate dielectric between: the gate electrode and the fin, the gate electrode and the first spacer, and the gate electrode and the second spacer, wherein the gate dielectric comprises Hf and O, a source; and a drain; wherein a portion of the fin between the source and drain is thinner than outside of the source and drain.
 15. The apparatus of claim 14, wherein the source and drain comprise As or Ph.
 16. The apparatus of claim 14, wherein the gate electrode has a work function in a range of 3.9 eV to 4.6 eV, and wherein the gate electrode is of an n-type device.
 17. The apparatus of claim 14, wherein the gate electrode has a work function in a range of 4.6 eV to 5.2 eV, and wherein the gate electrode is of a p-type device.
 18. The apparatus of claim 14, wherein the substrate is a delta-doped substrate.
 19. The apparatus of claim 14, wherein the gate dielectric is a dual layer gate dielectric having a first structure and a second structure different and separate from the first structure. And wherein the first structure comprises Si and O, and wherein the second structure comprises Hf and O.
 20. The apparatus of claim 14, wherein the substrate, fin, gate electrode, first spacer, second spacer, gate dielectric, source and drain are part of a processor which is coupled to one or more memories.
 21. The apparatus of claim 20 comprises a network interface coupled to the processor via a bus, wherein the processor is at least one of: a central processing unit (CPU); a graphics processor; a digital signal processor; or a crypto processor, and wherein the one or more memories comprises at least one of a volatile memory or non-volatile memory. 